This work presents a performance estimation of classified nbit binary adders. Since gate count and gate level depth directly related to speed, area, and power consumption of the adder circuit, therefore they are adopted as performance criteria. 2-inputs gate model is adopted as basic unit for the performance evaluation. The main focus of the work on carry ripple, carry lookahead, and multilevel carry select adders. The study showed that ripple carry adder is the best among other adders from area point of view. Whereas carry lookahead and multilevel carry select based on carry lookahead adders are the best from delay point of view. For the area delay product, 3 levels carry select adder based on carry ripple showed that it is the best.
INTRODUCTION
In the majority of digital control and signal processing systems or applications the critical operations are the addition, multiplication and accumulation. Addition is an indispensable operation for any digital system. More than 8.72% of typical scientific program or application use addition. Moreover, addition represents the basic operation of other arithmetic operations such as subtraction, multiplication, and division [1] . Therefore a fast and accurate operation of a digital system is greatly influenced by the performance of the adders that contain. Hence, the need of higher performance adder is increasing as the need of high performance systems or applications are increasing. The improving performance of the digital adder would extensively advance the execution of binary operations inside a circuit compromised of such blocks [2] . Performance in this context means fast, small area, and less power consumption. The area and power consumption are directly related constraints. They are mainly depending on the number of basic building blocks of the circuit, i.e., they are dependent upon logic gate count of the circuit. Although the power consumption is also depends on the circuit switching rate. Delay and consequently speed of any logic circuit depends on the largest gate level depth in the logic circuit. In most cases, including adder circuit, Area and speed are two conflicting constraints. Improving speed results always in larger areas. Optimizing the speed and area of the adder is a major design issue. Over the last decades several researchers had worked on improving adder architecture in terms of area, speed, or both [3] [4] [5] [6] [7] . Other researchers studied and analysis exiting architecture in the aim of finding optimized architecture that merges conflicting constraints [8] [9] [10] .
Prior works either use HDL simulation software, which take a lot of time, technology dependent, and do not give the clear answer to a question about their behavior in n-bit devices. Or they aren't focusing on all performance criteria. In this work, selected class adders are analyzed. Closed form expressions for counting gates and level depth for these classes are derived. These expressions can be easily used for estimating area, speed, and power consumption of selected adders and for n-bit. Moreover combination of these expressions can be used for constructing more complex criteria. This paper organized in to two parts. In the first part, the description and analysis of Ripple Carry (RCA), Carry LookAhead (CLA), Carry Select (CSeA), multi-level carry select based on ripple carry (MCSeR), and multi-level carry select based on carry lookahead (MCSeL) adders are developed. In the second part of the paper, the comparisons are presented.
CLASSIFIED BINARY ADDER ARCHITECTURES
In this section, different classes of adder architectures are briefly described and analyzed. The analysis includes estimation of circuit delay in term of gate level depth and area (complexity) in term of gate count. The selected classes of adders are: Ripple Carry (RCA), Carry LookAhead (CLA), Carry Select (CSeA), multi-level carry select based on ripple carry (MCSeR), and multi-level carry select based on carry lookahead (MCSeL) adders. For the analysis and estimation purposes, 2-inputs basic gate model is used. This means that in spite of used blocks and gates in logic circuit, the circuit is seen as if it is constructed from 2-input OR, AND, NOR, and/or NAND gates only. NOT gates of the circuit are neglected in the analysis. For gates of other types or have more inputs, they can be expressed by using their equivalent 2-inputs gates. For example, to estimate the area and delay of the circuit shown in fig.1a , equivalent circuit of fig.1b is used. In general, it can be shown that any n-inputs gate can be expressed as combination of 2-inputs gates with a propagation delay time or level depth equals to . In the literature, there are many types of adders. Part of them, which are belong to different classes, are chosen for analysis. The other can be analyzed in the same way.
Ripple carry adder (RCA)
The well-known architecture of an n-bit ripple adder is composed of n cascaded full adders (FAs), as shown in the fig.2 [11].
Fig.2 Architecture of ripple carry adder
From the figure, it can be easily determine number of logic elements that needed to construct the adder. To determine the overall delay and 2-inputs gates count, it must be noted that XOR is consists of 3 2-inputs gates and has two level depth. It can see that each bit of the adder requires nine gates. It can also see that carry path has the largest gate level depth, except for single bit adder. The path elongated by 2 for each additional bit. Thus, gate count (area) and gate level depth (delay) of n-bit carry ripple adder can be expressed using Eq.(3) and (4), respectively. 
Carry lookahead adder (CLA)
The most widely used technique for reducing the delay of carry propagation is carry lookahead (CLA) algorithm [12] . In this technique, by adding some more logic circuit, all incoming carries are generated in parallel. The CLA exploits the fact that the carry generated by a bit-position i depends on the three inputs to that position. If A i and B i are two inputs then if A i =B i =1, a carry is generated independently of the carry from the previous bit position and if A i =B i = 0, no carry is generated. Similarly if A i ≠B i , a carry is generated if and only if the previous bit-position generates a carry. 'C i ' is initial carry, "S i " and "C i+1 " are output sum and carry respectively, then Boolean expression for calculating next carry and addition is:
Thus, for n-bit adder, carry can be extended, as shown below:
. . . Cn=Gn-1+Pn-1. Gn-2+ Pn-1… Pn-2 Gn-3+… + Pn-1…P1.G0+ Pn-1… P0.C0 Fig.3 represents a 3-bit carry lookahead adder. The circuit of carry generator is shown in fig.4 .
Fig.3 Carry lookahead adder
From fig 3, it can be divide the gate count into two parts. First part which requires seven 2-inputs gates (two XOR and one AND) for each bit of the adder. Second part which contains carry generator circuit (cg). It can see from fig.4 that for onebit adders, carry generator circuit requires one 2-input OR gate and one 2-input AND gate. For two-bit adder, carry generator requires additional one 2-input AND, one 3-input AND, and one 3-input OR gate. For three-bit adder, additional one 2-input AND, one 3-input AND, one 4-input AND, and one 4-input OR gate are required. It has been shown that ninput gate can be built using (n-1) 2-input gates. Therefore, the 2-input OR count for n-bit carry generator can be expressed as in Eq.(5).
(5)
For counting the number of 2-AND gates in the n-bit carry generator Eq.(6) can be used. (6) Adding Eq.(5) with Eq.(6) get the total 2-input gates count. Using series theorems and properties, the total 2-input gates count of n-bit carry generator circuit can be expressed in closed form as in Eq.(7)
Thus, the overall gate count (area) of n-bit carry lookahead adder (two parts) can be expressed in Eq.(8)
The delay of carry lookahead adder can be determined by the longest gate level depth. Form fig.4 , it seems that path of the highest order carry is the longest path since the gate level depth of n-inputs gate equals to . But looking to the sum and carry generation paths together ( fig.3) , will reveal that the second most high order carry along with sum path always represents the deepest level. Therefore the overall gate level depth of n-bit carry lookahead adder can be expressed as in Eq.(9) . 
Carry Select Adder (CSeA)
Instead of waiting for the carry propagates n positions from low order position towards high order position, as in ripple carry adder, carry select adder is used. In this scheme, as shown in fig.5 , the n bits of the operands are split into two groups. First group contains the k low order bits of the operands. The other group contains the reminder n-k bits of the operands [13, 14] . Each group are summed separately. First group requires single k-bit adder. The n-k bits in the second group are added in two ways: one assuming a carry-in of the group is 0 and the other with a carry-in of 1. This process results two precomputed sum and carry-out pairs. Later as the carry-out of the first group becomes known, the correct pair is selected. In this way, selecting the correct set of the outputs (out of the two sets) are only needed without waiting for the carry to further propagate through the n-k positions. Adding bits in this group requires two n-k adders and a multiplexer for selecting correct set. It can be seen that carry select architecture can utilized any adder type including ripple or lookahead or even mixed of them.
Thus, regardless of utilized adders, the gate count and gate level depth and consequently area and delay of the carry select adder can be determined using Eq.(10) and Eq. (11), respectively. (10) (11) It can be shown that for better utilization of carry select architecture, k must be , if n is even or , otherwise. It well-known that the construction of n-bit 2to1 multiplexer requires gate count equals 2-input gates and has a gate level depth of 2 [10] . Therefore, if n is even and previous condition is satisfied, then Eq. (10) and Eq. (11) can be rewritten as in Eq. (12) and Eq. (13), respectively. (12) (13) 
Carry Select Architecture based on ripple carry adder (CSeR)
First variant of carry select adder is the utilization of ripple carry adder in its architecture. The Eq. (12) 
Multi-level Carry Select Architecture (MCSe)
It can be note that carry select technique can be applied recursively, i.e., the utilized adders in carry select are in turn has a carry select architecture. In this work; each time carry select architecture is applied, the "level" of adder increases. For example, 3-level carry select adder means three times recursively carry select architecture is used. It should note that regardless of adder levels, at final stage either ripple or lookahead carry adders must be utilized. However, If n=2 i , for any integer i, closed form expressions for calculating the gate count (area) and the gate level depth (delay) can be derived. To do so 1) Rewrite Eq. (11) and Eq.(12) in a general form as in Eq.(18). ,
where A is a constant, F and B arbitrary functions of n.
2) By applying Eq. (18) 
where l represents the number of applying carry select architecture recursively, n represents the adder's operand length in bits. 
RESULTS AND CONCLUSIONS
Obtained graphs showed that ripple carry adder is best from gate count (area) point of view. From gate level depth (delay) of view adders: CLA, CSeA, MCSeA were the best. All these adders have the same gate level depth. MCSeL3 showed that it is the best among the other adders form gate count gate level product point of view. The gate count graph ( fig.6) showed that the gate count increases with the increasing the level of multilevel carry select adder based on carry ripple. Whereas the situation in the carry select based carry lookahead is reversed. This because the gate counts of the carry lookahead adder has an order of 3. Divide the operand by two leads to divide the utilized adders by eight. 
